




Docket No.: GR 99 P 5374

2818
JFW

CERTIFICATION OF MAILING OR TRANSMISSION

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 or facsimile transmitted to the U.S. Patent and Trademark Office on the date shown below.

MAIL STOP: PETITIONS


Laurence A. Greenberg

September 27, 2004
Date

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applic. No. : 09/729,069 Confirmation No.: 6450
Inventor : Nicolas Nagel et al.
Filed : December 4, 2000
Title : Microelectronic Structure and Method of Fabricating it
TC/A.U. : 2818
Examiner : David Vu

Customer No.: 24131

Hon. Commissioner for Patents
Alexandria, VA 22313-1450

PETITION UNDER 37 C.F.R. §1.8(b)

Hon. Commissioner for Patents
Alexandria, VA 22313-1450

Sir:

The facts leading to this petition are as follows:

Applicants received a *Notice of Abandonment* dated September 21, 2004, in the above-identified application. According to the notice, a copy of which is enclosed herewith, applicants had allegedly not responded to the Office action mailed May 20, 2003.

Applic. No. 09/729,069
Petition dated 9/27/04
Reply to Notice of Abandonment dated 9/21/04


Applicants did indeed respond in the form of an amendment, which was mailed to the Patent Office on August 20, 2003, and filed in the Patent Office on August 22, 2003. The amendment bore a mailing certificate under 37 CFR §1.8(a), which was properly executed on that date.

Enclosed herewith, in accordance with Rule 8(b), are copies of:

- the entire mailing of August 20, 2003 (amendment and certified translation)
- the postcard which serves as prima facie evidence of receipt in the PTO of all items listed thereon on the date stamped thereon by the PTO
- the pertinent page of counsel's outgoing mail log
- declaration by Ralph Locher, who signed the original mailing of August 20, 2003.

In view of the foregoing, applicants respectfully request that the *Notice of Abandonment* be rescinded and that the application be restored to pending status.

Respectfully submitted,



Laurence A. Greenberg (29,308)

Date: September 27, 2004

Lerner and Greenberg, P.A.
Post Office Box 2480
Hollywood, FL 33022-2480
Tel: (954) 925-1100
Fax: (954) 925-1101
/bb

Docket No.: GR 99 P 5374




IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applic. No. : 09/729,069 Confirmation No.: 6450
Inventor : Nicolas Nagel et al.
Filed : December 4, 2000
TC/A.U. : 2818
Examiner : David Vu

DECLARATION
TO ACCOMPANY PETITION UNDER 37 C.F.R. §1.8(b)


I, Ralph Locher, hereby declare that:

- ❖ I have first-hand knowledge that the enclosed mailing was sent by first class mail to the Patent and Trademark Office on the date shown
- ❖ I personally signed the mailing certificate
- ❖ I have reviewed the pertinent pages of the outgoing mail log for August 20, 2003, and the pages show that the enclosed papers were indeed mailed on that date.



Ralph E. Locher

Date: September 27, 2004



<div>DOCKET NO.</div> <div>20-Aug-03</div>		<div>INVENTOR</div>		<div>Amend (No. of Pgs.)</div> <div>Amend 1:116 (No. of Pgs.)</div> <div>Appeal</div>		<div>Application (No. of Pgs.)</div>		<div>Assignment</div> <div>Brief</div> <div>Cert. Correction</div> <div>CIP</div> <div>Claim for Priority</div> <div>Declaration</div> <div>Divisional</div> <div>Express</div> <div>Fil. Rcpt. Correct.</div> <div>Formal Drawings (No.)</div> <div>IDS (No. of Refs.)</div> <div>Inf. Drawings (No.)</div> <div>Issue Fees</div> <div>Letter</div> <div>Letter Draftsman</div> <div>Maintenance Fee</div> <div>PCT Cover Sheet</div> <div>Petition for Ext.</div> <div>(Ass.) Power of Attorney</div> <div>Priority Document</div> <div>RCE</div> <div>Response</div> <div>Trademark Application</div> <div>1533</div>		<div>\$ Amount</div>		<div>\$ Amount</div>		<div>Credit Card</div> <div>Check</div>		<div>Addit. Info.</div>																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																															
M&N-IT-477	Müller																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																														




DOCKET NO. *GR 999.53.74*... Mailed *August 20, 2003*.


APPLIC. NO. *09/729,069*..... Express Mail

The stamp of the Patent Office hereon may be considered the date on which papers indicated below were received.

Applic pgs . . . Rule 53b New ☐ Contin ☐ Div ☐ CIP ☐ / Rule 53c Prov. ☐ / Rule 53d CPA . . . RCE ☐
☐ CIP . . . pgs ☐ Design ☐ . . . Dwgs ☐ Declaration ☒ Mailing Certif.
☐ Priority Claim ☐ Cert. Prior. Doc(s) ☐ PCT Cover Sheet WO
☒ Amend pgs *12* ☐ Prel. Amend pgs . . . ☐ Letter
☐ Response pgs . . . ☐ 37CFR1.116 ☐ Not. of Appeal
☐ Brief pgs . . . ☐ Appndx pgs . . . ☐ I.D.S. + . . . Refs.
☐ Assoc Pwr of Atty ☐ Credit Card \$
☐ Pet. for Ext Mo. ☐ Pet ☐ Check \$
☐ Issue Fee ☐ Assignment ☐ PTOL
☒ Cert. Trans. ☐ Cert. of Corr. ☐ File rec. corr



(Patent Office. Please stamp and return to addressee on reverse side.)



LERNER AND GREENBERG, P.A.
P.O. Box 2480
Hollywood, FL 33022-2480



Notice of Abandonment

Application No.

09/729,069

Examiner

DAVID VU

Applicant(s)

NAGEL ET AL.


Art Unit

2818

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address--

This application is abandoned in view of:

1. ☒ Applicant's failure to timely file a proper reply to the Office letter mailed on 20 May 2003.
 - (a) ☐ A reply was received on _____ (with a Certificate of Mailing or Transmission dated _____), which is after the expiration of the period for reply (including a total extension of time of _____ month(s)) which expired on _____.
 - (b) ☐ A proposed reply was received on _____, but it does not constitute a proper reply under 37 CFR 1.113 (a) to the final rejection.
(A proper reply under 37 CFR 1.113 to a final rejection consists only of: (1) a timely filed amendment which places the application in condition for allowance; (2) a timely filed Notice of Appeal (with appeal fee); or (3) a timely filed Request for Continued Examination (RCE) in compliance with 37 CFR 1.114).
 - (c) ☐ A reply was received on _____ but it does not constitute a proper reply, or a bona fide attempt at a proper reply, to the non-final rejection. See 37 CFR 1.85(a) and 1.111. (See explanation in box 7 below).
 - (d) ☒ No reply has been received.
2. ☐ Applicant's failure to timely pay the required issue fee and publication fee, if applicable, within the statutory period of three months from the mailing date of the Notice of Allowance (PTOL-85).
 - (a) ☐ The issue fee and publication fee, if applicable, was received on _____ (with a Certificate of Mailing or Transmission dated _____), which is after the expiration of the statutory period for payment of the issue fee (and publication fee) set in the Notice of Allowance (PTOL-85).
 - (b) ☐ The submitted fee of \$_____ is insufficient. A balance of \$_____ is due.
The issue fee required by 37 CFR 1.18 is \$_____. The publication fee, if required by 37 CFR 1.18(d), is \$_____.
 - (c) ☐ The issue fee and publication fee, if applicable, has not been received.
3. ☐ Applicant's failure to timely file corrected drawings as required by, and within the three-month period set in, the Notice of Allowability (PTO-37).
 - (a) ☐ Proposed corrected drawings were received on _____ (with a Certificate of Mailing or Transmission dated _____), which is after the expiration of the period for reply.
 - (b) ☐ No corrected drawings have been received.
4. ☐ The letter of express abandonment which is signed by the attorney or agent of record, the assignee of the entire interest, or all of the applicants.
5. ☐ The letter of express abandonment which is signed by an attorney or agent (acting in a representative capacity under 37 CFR 1.34(a)) upon the filing of a continuing application.
6. ☐ The decision by the Board of Patent Appeals and Interference rendered on _____ and because the period for seeking court review of the decision has expired and there are no allowed claims.
7. ☐ The reason(s) below:


David Vu
Supervisory Patent Examiner
Technology Center 2800

Petitions to revive under 37 CFR 1.137(a) or (b), or requests to withdraw the holding of abandonment under 37 CFR 1.181, should be promptly filed to minimize any negative effects on patent term.



GR 99 P 5374

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450:

By: _____

Date: May 20, 2003

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant : Nicolas Nagel et al.
Applic. No. : 09/729,069
Filed : December 4, 2000
Title : Microelectronic Structure and Method of
Fabricating it
Examiner : David Vu
Group Art Unit : 2818

A M E N D M E N T

Hon. Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

S i r :

Responsive to the Office action dated May 20, 2003 kindly
amend the above-identified application as follows:

Amendments to the Claims

Claim 1 (currently amended): A microelectronic structure,
comprising:

a base substrate at least partially composed of an insulating material and formed with at least one opening;

a barrier layer provided over said base substrate, said barrier layer including an oxygen-containing iridium layer and an oxygen barrier layer, said oxygen barrier layer being composed of one of iridium dioxide and ruthenium dioxide;

an adhesion layer disposed between said base substrate and said ~~at least one~~ barrier layer, said adhesion layer containing at least one material selected from the group consisting of zirconium, hafnium, cerium, vanadium, chromium, and niobium, ~~tantalum silicide nitride and tungsten silicide~~; and

a metal ~~silicon~~ silicide layer disposed on said base substrate directly between said ~~adhesive~~ adhesion layer and said opening, causing a layer stack of said metal ~~silicon~~ silicide layer, said ~~adhesive~~ adhesion layer and said oxygen-containing barrier layer to be formed above said opening.

Claim 2 (previously amended): The microelectronic structure according to claim 1, wherein:

said at least one opening completely penetrates said
insulating material; and

at least one conductive material fills said at least one opening.

Claim 3 (cancelled).

Claim 4 (previously amended): The microelectronic structure according to claim 1, wherein said insulating material is composed of one of silicon nitride and silicon oxide.

Claims 5-9 (cancelled).

Claim 10 (previously amended): The microelectronic structure according to claim 1, including a metal-containing electrode layer covering said oxygen barrier layer.

Claim 11 (cancelled).

Claim 12 (previously amended): The microelectronic structure according to claim 2, wherein:

said at least one conductive material is disposed in said at least one opening.

Claim 13 (cancelled).

Claim 14 (currently amended): The microelectronic structure according to claim 1, wherein said ~~at least one~~ metal silicide layer contains at least one silicide selected from the group consisting of yttrium silicide, titanium silicide, zirconium silicide, hafnium silicide, vanadium silicide, niobium silicide, chromium silicide, iron silicide, cobalt silicide, palladium silicide, platinum silicide and copper silicide.

Claim 15 (original): The microelectronic structure according to claim 10, including a metal-oxide-containing layer covering said metal-containing electrode layer, said metal-oxide-containing layer being a layer selected from the group consisting of a dielectric metal-oxide-containing layer, a ferroelectric metal-oxide-containing layer and a paraelectric metal-oxide-containing layer.

Claim 16 (previously amended): The microelectronic structure according to claim 1, further comprising a noble metal layer disposed on said barrier layer.

Claims 17-23 (cancelled).

Remarks:

Reconsideration of the application is requested.

Claims 1-2, 4, 10, 12, and 14-16 remain in the application.

Claims 1 and 14 have been amended. Claims 3, 5-9, 11, 13, and 17-23 have been cancelled.

In item 1 on pages 2-3 of the above-mentioned Office action, claims 1-4 and 10-16 have been rejected as being anticipated by Nishioka et al. (US Pat. No. 5,811,851) under 35 U.S.C. § 102(b).

The rejection has been noted and claim 1 has been amended in an effort to even more clearly define the invention of the instant application. More specifically, the alternative materials tantalum silicide nitride and tungsten silicide for the adhesion layer have been deleted.

Before discussing the prior art in detail, it is believed that a brief review of the invention as claimed, would be helpful.

Claim 1 calls for, inter alia:

a base substrate at least partially composed of an insulating material and formed with at least one opening;

a barrier layer provided over said base substrate, said barrier layer including an oxygen-containing iridium layer and an oxygen barrier layer, said oxygen barrier

layer being composed of one of iridium dioxide and ruthenium dioxide;

an adhesion layer disposed between said base substrate and said at least one barrier layer, said adhesion layer containing at least one material selected from the group consisting of zirconium, hafnium, cerium, vanadium, chromium, and niobium; and

a metal silicide layer disposed on said base substrate directly between said adhesion layer and said opening, causing a layer stack of said metal silicide layer, said adhesion layer and said oxygen-containing barrier layer to be formed above said opening.

The invention of the instant application relates to a substrate of an insulating material in which an opening is formed and a stack formed by a metal silicon layer (9), an adhesion layer (20) and a barrier layer (25, 30). The adhesion layer (20) contains zirconium, hafnium, cerium, vanadium, chromium, or niobium. The barrier layer (25, 30) includes an oxygen-containing iridium layer (25) and an oxygen barrier layer (30).

Therefore, the stack according to the invention of the instant application has three layers in which the topmost layer (25, 30) is formed from two sub-layers.

The Examiner has stated that of Nishioka et al. disclose an adhesion layer 46 and a barrier layer 48 (see Figs. 7 and 8). At the same time, the Examiner has also interpreted the layer 46 as a metal silicon layer (see page 3, line 3 of the Office action) which is disposed on a base substrate 30 directly

between the adhesion layer 46 and an opening, forming a layer stack of a metal silicon layer 46, an adhesion layer 46, and an oxygen-containing barrier layer 48.

It is noted that the in the office action dated December 4, 2002, the Examiner has interpreted the layer 46 from Nishioka et al. as both a barrier layer and an adhesion layer (see the last paragraph on page 2 of the Office action). Now the Examiner interprets the layer 46 as an adhesion layer disposed between it self and a barrier layer.

In fact, Nishioka et al. primarily disclose a layer stack formed from a ruthenium layer 46 and a ruthenium oxide layer 48 (see, for example, column 46, lines 28-39). A number of other materials can be used as alternatives for those layers (see column 7, line 40 to column 8, line 16 for the ruthenium layer and column 8, lines 62-66 for the ruthenium oxide layer).

Applicants believe that it is improper for the Examiner to simply grab two materials from the numerous alternative materials for the layer 46 and assign them to several layers according to the invention of the instant application. Simply speaking, when a layer stack consists of a metal silicide layer and a zirconium layer, this layer stack would not be

suggested by an adhesion layer produces from zirconium or tungsten silicide.

Clearly, Nishioka et al. do not show "a barrier layer provided over said base substrate, said barrier layer including an oxygen-containing iridium layer and an oxygen barrier layer, said oxygen barrier layer being composed of one of iridium dioxide and ruthenium dioxide; an adhesion layer disposed between said base substrate and said at least one barrier layer, said adhesion layer containing at least one material selected from the group consisting of zirconium, hafnium, cerium, vanadium, chromium, and niobium; and a metal silicide layer disposed on said base substrate directly between said adhesion layer and said opening, causing a layer stack of said metal silicide layer, said adhesion layer and said oxygen-containing barrier layer to be formed above said opening", as recited in claim 1 of the instant application.

Claim 1 is, therefore, believed to be patentable over Nishioka et al. and since all of the dependent claims are ultimately dependent on claim 1, they are believed to be patentable as well.

In item 2 on pages 3-4 of the above-mentioned Office action, claims 1-4 and 10-16 have been rejected as being anticipated

by Horii (US Pat. No. 2001/0052466 A1) under 35 U.S.C. § 102(e).

The Examiner also interpreted Horii in the same way as he interpreted Nishioka et al., namely assigning alternative materials for one layer to several layers. The Examiner has stated that in Horii a metal layer 20, which is disposed on a base substrate 30, is directly disposed between an adhesion layer 20 and an opening, so that a layer stack of a silicide layer 20, an adhesion layer 20 and an oxygen-containing layer 22 is formed (see the bottom on page 3 of the Office action).

However, in fact Horii does not disclose more than a layer stack of a metal silicide layer 20 which is disposed on a layer 22 of ruthenium or iridium.

Clearly, Horii does not show "a barrier layer provided over said base substrate, said barrier layer including an oxygen-containing iridium layer and an oxygen barrier layer, said oxygen barrier layer being composed of one of iridium dioxide and ruthenium dioxide; an adhesion layer disposed between said base substrate and said at least one barrier layer, said adhesion layer containing at least one material selected from the group consisting of zirconium, hafnium, cerium, vanadium, chromium, and niobium; and a metal silicide layer disposed on said base substrate directly between said adhesion layer and

said opening, causing a layer stack of said metal silicide layer, said adhesion layer and said oxygen-containing barrier layer to be formed above said opening", as recited in claim 1 of the instant application.

Claim 1 is, therefore, believed to be patentable over Horii and since all of the dependent claims are ultimately dependent on claim 1, they are believed to be patentable as well.

In item 3 on page 4 of the above-mentioned Office action, claims 1-2, 4, 10, 12, and 14-16 have been rejected as being anticipated by Asano et al. (US Pat. No.6,407,422 B1) under 35 U.S.C. § 102(e).

Applicants respectfully notes that the reference Asano et al. has a United States filing date of **April 24, 2000**. See 35 U.S.C. § 102(e). As set forth in the Declaration of record, the instant application claims international priority of the German Application No. **199 58 200.9**, filed **December 2, 1999**, under 35 U.S.C. § 119. Pursuant to 35 U.S.C. §§ 119, Applicants are entitled to the priority date of the German application. See MPEP §§ 201.13 . Thus, the instant application predates the reference Asano et al. Because the reference Asano et al. was filed after the priority date of the instant application, Applicants respectfully believe that the reference Asano et al. is unavailable as prior art.

Applicants acknowledge that perfection of priority can only be obtained by filing a certified English translation of the German priority application. See 35 U.S.C. § 119. Applicants have filed a Claim for Priority including a certified copy of German application 199 58 200.9 on January 11, 2001. A certified English translation of German application 199 58 200.9 is enclosed herewith. Accordingly, Applicants respectfully believe that priority has been perfected and the reference Asano et al. is unavailable as prior art. Therefore, Applicants respectfully submit that the Section 102 rejection in item 3 on page 4 of the Office action is now moot.

In view of the foregoing, reconsideration and allowance of claims 1-2, 4, 10, 12, and 14-16 are solicited.

In the event the Examiner should still find any of the claims to be unpatentable, counsel would appreciate a telephone call so that, if possible, patentable language can be worked out.

If an extension of time for this paper is required, petition for extension is herewith made. Please charge any fees which might be due with respect to Sections 1.16 and 1.17 to the

Deposit Account of Lerner and Greenberg, P.A., No. 12-1099.

Respectfully submitted,


For Applicants

YHC:cgm

August 20, 2003

RALPH E. LOCHER
REG. NO. 41,947

Lerner and Greenberg, P.A.
Post Office Box 2480
Hollywood, FL 33022-2480
Tel: (954) 925-1100
Fax: (954) 925-1101

CERTIFICATION

I, the below named translator, hereby declare that: my name and post office address are as stated below; that I am knowledgeable in the English and German languages, and that I believe that the attached text is a true and complete translation of German Application No. 199 58 200.9, filed December 2, 1999.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Hollywood, Florida



Christine Kahl

August 18, 2003

Lerner & Greenberg, P.A.
P.O. 2480
Hollywood, FL 33022-2480
Tel.: (954) 925-1100
Fax.: (954) 925-1101

Description

Microelectronic structure and process for fabricating it

The invention lies in the field of semiconductor technology and relates to a microelectronic structure having a base substrate and at least one barrier layer above the base substrate, and also to a process for fabricating it.

In order to increase the storage capacity of semiconductor memories further, the use of high- ϵ dielectrics ($\epsilon > 20$) or ferroelectric dielectrics is sought. The preferred materials therefor require oxygen-containing atmospheres and temperatures of up to 800°C during their deposition and conditioning. Under these conditions, however, rapid oxidation of the materials used hitherto for electrodes must be expected. The use of oxidation-resistant electrode materials was therefore proposed. A prominent representative is platinum, for example. When platinum is used, however, the problem arises whereby interfering platinum silicide is formed upon the direct contact of platinum with silicon at the high process temperatures. Moreover, oxygen can diffuse relatively easily through platinum and oxidize the silicon situated underneath. For these reasons, a barrier is necessary between the platinum electrode and a polysilicon-filled contact hole which connects the electrode to a selection transistor.

The following requirements, in particular, are made of the barrier. On the one hand, it must prevent the diffusion of silicon from the contact hole to the platinum electrode and, on the other hand, prevent a diffusion of oxygen from the platinum to the contact hole, in order to preclude the

electrically insulating oxidation of silicon. Furthermore, the barrier itself must remain stable under the process conditions.

One possible design for a microelectronic structure mentioned in the introduction in the form of an electrode barrier system is described in US 5,581,439, for example, where a titanium nitride layer preventing the diffusion of silicon is buried in a silicon nitride layer, which protects at least the titanium nitride layer laterally against oxidation. Seated on the silicon nitride collar there is a palladium base body with a platinum coating, which together form the electrode. At the same time, the titanium nitride layer is intended to be protected against oxidation at least by the palladium.

The design of a further electrode barrier system with other materials, on the other hand, is described in the technical article by J. Kudo et al., "A High Stability Electrode Technology for Stacked $\text{SrBi}_2\text{Ta}_2\text{O}_9$ Capacitors Applicable to Advanced Ferroelectric Memory", IEDM 1997, pp. 609 to 612. The design disclosed therein prefers a barrier made of tantalum silicon nitride which is covered by a pure iridium layer and an iridium dioxide layer. The tantalum silicon nitride barrier prevents the diffusion of silicon but must itself be protected against oxidation. This task is performed by the iridium dioxide layer and the pure iridium layer. It has been shown, however, that at high temperatures, in particular at 800°C, the pure iridium layer forms iridium silicide with the tantalum silicon nitride barrier, said iridium silicide being a poor electrical conductor.

The same problems also arise in the design favored by Saenger et al., "Buried, self-aligned barrier layer structures for perovskite-based memory devices comprising Pt or Ir bottom

electrodes on silicon-contribution substrates", J. Appl. Phys. 83(2), 1998, pp. 802-813. This technical article reveals that an interfering iridium silicide forms from pure iridium and polysilicon during an annealing step in a nitrogen atmosphere. Therefore, this siliconization is to be prevented by complete oxidation of the iridium by means of a preceding annealing step in an oxygen-containing atmosphere. A drawback is that this annealing step in an oxygen-containing atmosphere can be controlled only with difficulty, in particular with regard to the deep oxidation of the iridium, so that if the iridium layer has a non-uniform layer thickness, the polysilicon may also be oxidized, thereby interrupting the electrical contact between polysilicon and the iridium.

The use of a deposited pure iridium layer with a subsequent oxygen treatment is likewise disclosed in the technical article by Jeon et al., "Thermal stability of Ir/polycrystalline-Si structure for bottom electrode of integrated ferroelectric capacitors", Appl. Phys. Lett. 71(4), 1997, pp. 467-469. The use of iridium dioxide as a barrier, on the other hand, is described in Cho et al., "Preparation and Characterization of Iridium Oxide Thin Films Grown by DC Reactive Sputtering", Jpn. J. Appl. Phys. 36, 1997, pp. 1722-1727. The use of a multilayer system comprising platinum, ruthenium and rhenium, on the other hand, is disclosed in Onishi et al., "A New High Temperature Electrode-Barrier Technology On High Density Ferroelectric Capacitor Structure", IEDM 96, pp. 699-702; Bhatt et al., "Novel high temperature multilayer electrode-barrier structure for high-density ferroelectric memories", Appl. Phys. Lett. 71(5), 1997, S. 719-721; Onishi et al., "High Temperature Barrier Electrode Technology for High Density Ferroelectric Memories with Stacked Capacitor Structure", Electrochem. Soc. 145, 1998, pp. 2563-2568; Aoyama et al., "Interfacial Layers between Si and

Ru Films Deposited by Sputtering in Ar/O₂ Mixture Ambient",
Jpn. J. Appl. Phys. 37, 1998, pp. L242-L244.

A further barrier approach is proposed in US 5,852,307, which describes the use of a slightly oxidized ruthenium layer and a ~~ruthenium dioxide layer.~~

In all the previously known barrier layers, however, there is the risk that, at the high process temperatures demanded, in particular in the course of a thermal step required for conditioning the high- ϵ materials or the ferroelectric materials, said barrier layers will no longer be sufficiently stable or become detached from their support.

The object of the invention, therefore, is to specify a microelectronic structure which is sufficiently stable even at temperatures of up to 800°C and has firmly adhering barrier layers, and also to specify a process for fabricating such a structure.

This object is achieved according to the invention, in the case of a microelectronic structure of the type mentioned in the introduction, by virtue of the fact that an adhesion layer is arranged between the base substrate and the barrier layer, the adhesion layer containing at least one material from the group comprising titanium, zirconium, hafnium, cerium, tantalum, vanadium, chromium, niobium, tantalum nitride (TaN_x), titanium nitride (TiN_x), tantalum silicide nitride ($TaSi_xN_y$) and tungsten silicide (WSi_x). In particular, the nitrides and silicides mentioned may be present either in stoichiometric or non-stoichiometric form.

The barrier layer can be stabilized by means of such adhesion layers, so that said barrier layer has sufficient adhesion to

its support, generally to the base substrate. Sufficient adhesion is thereby ensured even at temperatures of up to 800°C. The adhesion layer should preferably be arranged completely between barrier layer and base substrate in order thus to provide a uniform material base for the barrier layer.

This ensures reliable adhesion of the barrier layer on different materials of the base substrate.

In general, the base substrate is at least partly composed of an insulating material and has at least one opening, which completely penetrates through the insulating material of the base substrate. This opening is filled with at least one conductive material. The adhesion layer is preferably arranged directly on the said conductive material. The opening in the insulating material of the base substrate preferably constitutes a contact hole reaching down to a monocrystalline semiconductor material. As a result, the base substrate comprises at least the semiconductor material, the insulating material and the filled opening therein, the insulating material being arranged in the form of an insulation layer on the semiconductor material.

The direct contact between the barrier layer and the conductive material is generally provided by the adhesion layer. This has the advantage that the barrier layer is not modified chemically by the conductive material and the barrier properties of the barrier layer are thereby preserved. If the barrier layer laterally covers the opening in the base substrate, it is recommendable to form the adhesion layer at least to the same extent, so that the barrier layer is seated exclusively on the adhesion layer and not on the base substrate itself.

The opening is preferably filled with a silicon-containing material, for example polysilicon or a metal silicide. The opening is furthermore preferably filled with two different materials, in which case polysilicon is preferably situated in the lower region of the opening and a metal silicide layer in the upper region. It is likewise preferred to fill the opening completely with polysilicon or another material and to cover the opening with a metal silicide layer. The metal silicides used are preferably silicides from the group comprising yttrium silicide, titanium silicide, zirconium silicide, hafnium silicide, vanadium silicide, niobium silicide, tantalum silicide, chromium silicide, molybdenum silicide, tungsten silicide, iron silicide, cobalt silicide, nickel silicide, palladium silicide, platinum silicide and copper silicide. The metal and the silicon may be present in different stoichiometric ratios in this case. Furthermore, the metal silicides used may also have a ternary structure and satisfy the general form $MSiN$, where M denotes a metal and N denotes nitrogen.

The insulating material of the base substrate is preferably composed of silicon oxide or silicon nitride or a layer combination of these materials.

The barrier layer preferably has an oxygen-containing iridium layer and, if appropriate, additionally an oxygen barrier layer. In this case, the oxygen-containing iridium layer prevents diffusion of silicon from the silicon-containing material situated in the opening into the oxygen barrier layer and into further layers that may be arranged above the latter. For this purpose, the oxygen-containing iridium layer has a certain proportion of oxygen which prevents the formation of iridium silicide and hence the further diffusion of silicon. Furthermore, the interface between the oxygen-containing

iridium layer and the silicon-containing material remains free of iridium silicide to the greatest possible extent even at temperatures of at least up to 800°C. This can be demonstrated for example by resistance measurements on the oxygen-containing iridium layer. The absence of iridium silicide is manifested for example in a very low resistivity of the oxygen-containing iridium layer of less than 100 $\mu\text{ohm}\cdot\text{cm}$, preferably even less than 30 $\mu\text{ohm}\cdot\text{cm}$. With the presence of iridium silicide, which has a very high resistivity of about 6 $\mu\text{ohm}\cdot\text{cm}$, the resistivity of the structure formed from the silicon-containing layer and the oxygen-containing iridium layer would be distinctly above 100 $\mu\text{ohm}\cdot\text{cm}$. The low electrical resistance of the microelectronic structure is a major advantage in particular in very large scale integrated semiconductor components, in particular in semiconductor memories having feature sizes of 0.25 μm or less.

An oxygen-containing iridium layer having the properties described above can be fabricated for example by means of a sputtering process in an oxygen-containing atmosphere with a small proportion of oxygen, the proportion by volume of oxygen in the atmosphere being between 2.5% and 15%. The limited proportion by volume of oxygen in the atmosphere means that oxygen is also incorporated in the iridium layer only to a certain degree, so that one may also talk of a partially oxidized iridium layer. The proportion by volume of oxygen in the atmosphere is preferably about 5%.

It has been shown in experiments that the oxygen-containing iridium layers fabricated with a proportion by volume of about 2.5% oxygen still withstand siliconization to the greatest possible extent, whereas oxygen-containing iridium layers fabricated in an atmosphere having less than 2.5% oxygen

already tend distinctly toward siliconization. On the other hand, an oxygen-containing iridium layer deposited at an oxygen volume concentration of at most 15% still does not lead to an interfering oxidation of the silicon-containing layer situated under the oxygen-containing iridium layer.

In order to further improve the adhesion of the oxygen-containing iridium layer, it is favorable for the oxygen-containing iridium layer to be deposited at a temperature of at least 250°C. In principle, the deposition temperature should be chosen to be high enough to ensure sufficient adhesion to the adhesion layer and, if appropriate, to the base substrate, this enabling an adhesive strength of at least 100 kg/cm² to be achieved.

A further advantage of depositing the oxygen-containing iridium layer at a temperature of at least 250°C is that there is no need for a further conditioning step for improving the adhesion of the oxygen-containing iridium layer. Provided that the deposition temperature is chosen such that it is not too high, for example between 250°C and 400°C, structures that have already been produced are hardly subjected to any thermal loading.

The oxygen barrier of the barrier layer advantageously comprises a conductive metal oxide, iridium dioxide and ruthenium dioxide, in particular, having proved successful as the metal oxide. The use of these metal oxides also ensures good adhesion of the oxygen barrier layer on the oxygen-containing iridium layer.

It has turned out to be favorable to bury at least the metal silicide layer in the insulating material of the base substrate and to cover it with the adhesion layer. As a

result, the silicon-containing material is protected at least laterally by the base substrate against an oxygen attack.

The oxygen-containing iridium layer preferably has a thickness of about 100 nm, expediently even of about 20 to 50 nm.

Endeavours are made to form the oxygen-containing iridium layer such that it is as thin as possible and as much space as possible is saved. The barrier layers (oxygen barrier layer, oxygen-containing iridium layer) contained in the microelectronic structure are advantageously covered by a metal-containing electrode layer. In particular, the oxygen barrier layer should as far as possible be completely coated by said layer. The metal-containing electrode layer is preferably composed of a metal or a noble metal (e.g. platinum, ruthenium, iridium, palladium, rhodium, rhenium, osmium) or of a conductive metal oxide (MO_x , e.g. ruthenium oxide, osmium oxide, rhodium oxide, iridium oxide, rhenium oxide or conductive perovskites, e.g. $SrRuO_3$ or $(La, Sr) CoO_3$). Platinum is particularly preferred as the metal. Situated on the metal-containing electrode layer there is a dielectric, ferroelectric or paraelectric metal-oxide-containing layer (dielectric metal-oxide-containing layer hereinafter), which, in particular in the case of a semiconductor memory, represents the high- ϵ dielectric or the ferroelectric capacitor dielectric. For the dielectric metal-oxide-containing layer, use is made, in particular, of metal oxides of the general formula ABO_x or DO_x , where A denotes, in particular, at least one metal from the group strontium (Sr), bismuth (Bi), niobium (Nb), lead (Pb), zirconium (Zr), lanthanum (La), lithium (Li), potassium (K), calcium (Ca) and barium (Ba), B denotes, in particular, at least one metal from the group titanium (Ti), niobium (Nb), ruthenium (Ru), magnesium (Mg), manganese (Mn), zirconium (Zr) or tantalum (Ta), D denotes titanium (Ti) or tantalum (Ta) and O denotes

oxygen. X may be between 2 and 12. Depending on their composition, these metal oxides have dielectric or ferroelectric properties, these properties, if appropriate, being demonstrable only after a high-temperature step for crystallizing the metal oxides. Under certain circumstances, these materials are present in polycrystalline form, where perovskite-like crystal structures, mixed crystals or superlattices may often be observed. In principle, all perovskite-like metal oxides of the general form ABO_x are suitable for forming the dielectric metal-oxide-containing layer. Dielectric materials with high ϵ ($\epsilon > 20$) or materials having ferroelectric properties are, for example, barium strontium titanate (BST, $Ba_{1-x}Sr_xTiO_3$), niobium-doped strontium bismuth tantalate (SBTN, $Sr_xBi_y(Ta_zNb_{1-z})O_3$), strontium titanate (STO, $SrTiO_3$), strontium bismuth tantalate (SBT, $Sr_xBi_yTa_2O_9$), bismuth titanate (BTO, $Bi_4Ti_3O_{12}$), lead zirconate titanate (PZT, $Pb(Zr_xTi_{1-x})O_3$), strontium niobate (SNO, $Sr_2Nb_2O_7$), potassium titanate niobate (KTN) and lead lanthanum titanate (PLTO, $(Pb,L a)TiO_3$). Furthermore, tantalum oxide (Ta_2O_5) is also used as a high- ϵ dielectric. Hereinafter dielectric should be understood to mean either a dielectric, paraelectric or ferroelectric layer, so that the dielectric metal-oxide-containing layer may have dielectric, paraelectric or ferroelectric properties.

The microelectronic structure is preferably used in a semiconductor memory device having at least a first and a second electrode and a metal-oxide-containing layer in between, which together form a storage capacitor. In this case, the first electrode of said semiconductor memory device comprises at least the oxygen-containing iridium layer and the oxygen barrier layer, so that the first electrode also contains the necessary diffusion barriers in addition to an optional noble metal layer.

The invention is described below using an exemplary embodiment and is illustrated schematically in drawings, in which:

Figs. 1a to 1e show individual process steps for fabricating a microelectronic structure,

Figs. 2a to 2f show further process steps for fabricating a microelectronic structure,

Fig. 3 shows a microelectronic structure as part of a semiconductor memory device,

Fig. 4 shows the resistivity of an oxygen-containing iridium layer as a function of the temperature load, and

Fig. 5 shows the resistivity of an oxygen-containing iridium layer as a function of the proportion of oxygen in the atmosphere during deposition, and

Figs. 6 and 7 show results of x-ray structure examinations on deposited oxygen-containing iridium layers.

In a first exemplary embodiment, the fabrication of the microelectronic structure proceeds from a base substrate 5 with a layer of silicon dioxide (fabricated for example by deposition using tetraethyl orthosilane (TEOS)) or silicon nitride, through which a contact hole (opening) 10 filled with polysilicon 8 and with a metal silicide 9 penetrates. Consequently, the polysilicon and the metal silicide are buried in the base material. As the metal silicide, use is made, in particular, of silicides from the group comprising yttrium silicide, titanium silicide, zirconium silicide, hafnium silicide, vanadium silicide, niobium silicide,

tantalum silicide, chromium silicide, molybdenum silicide, tungsten silicide, iron silicide, cobalt silicide, nickel silicide, palladium silicide, platinum silicide and copper silicide. However, ternary metal silicides of the general form $MSiN$ are also suitable, where M denotes a metal and N denotes nitrogen. Tungsten, titanium and tantalum silicides are particularly preferred.

The filled contact hole 10 terminates flush with the surface 15 of the base substrate 5. This is achieved for example by means of a suitable polishing step, for example by chemical mechanical polishing (CMP). An adhesion layer 20 having a thickness of between 10 and 100 nm is subsequently deposited onto the surface 15 of the base substrate 5. Suitable materials for the adhesion layer 20 are, in particular, the materials titanium, zirconium, hafnium, cerium, tantalum, vanadium, chromium, niobium, tantalum nitride (TaN), titanium nitride (TiN), tantalum silicide nitride (TaSiN) or tungsten silicide (WSi). These serve to improve the adhesion to the oxygen-containing iridium layer 25 that is subsequently to be applied.

The adhesion layer 20 improves, in particular, the adhesion between the base substrate 5, in particular to the insulating material of the base substrate 5, and the barrier layer to be applied. This makes it possible to prevent the barrier layer from becoming detached from the insulating material and, as a result, to stabilize the entire microelectronic structure.

The adhesion layer 20 is preferably applied by means of a sputtering process or by means of a CVD process. Suitable CVD processes are disclosed for example in T. Kodas and M. Hampden-Smith, "Chemistry of Metal CVD", VCH-Weinheim (1994).

An oxygen-containing iridium layer 25 is subsequently applied to the adhesion layer 20 by reactive sputtering of iridium. This is done at a pressure of between 0.005 and 0.02 mbar, preferably at 0.015 mbar, and in an oxygen-argon mixture, the proportion by volume of oxygen being between 2.5% and 15%, preferably 5% ($2.5\% \leq O_2/(O_2 + Ar) \leq 15\%$). After a sputtering process of about 100 sec, an oxygen-containing iridium layer 25 having a thickness of about 50 to 150 nm has formed, which completely covers the adhesion layer 20. The deposited oxygen-containing iridium layer 25 is highly stable even at very high temperatures and has good adhesion to the adhesion layer 20.

The oxygen-containing iridium layer 25 and the adhesion layer 20 are preferably etched anisotropically, the intention being that after etching the two layers will continue to project slightly beyond the contact hole 10 laterally, in order to completely cover the polysilicon and metal silicide situated therein. The structure thus obtained is shown in Fig. 1b.

In a further process step as shown in Fig. 1c, an oxygen barrier layer 30 made of iridium dioxide and having a thickness of about 100 nm is applied to the oxygen-containing iridium layer 25 and the base substrate 5 and is etched anisotropically using a mask. In this case, care should preferably be taken to ensure that the iridium dioxide layer 30 completely covers the oxygen-containing iridium layer 25 and the adhesion layer 20 on their side regions 32 as well. This ensures complete protection of the oxygen-containing iridium layer 25 and of the adhesion layer 20 against an oxygen attack, and prevents contact between the oxygen-containing iridium layer 25 and a noble metal layer 35 made of platinum that is subsequently to be applied. The isolation of the oxygen-containing iridium layer 25 from the platinum layer 35 is intended, in particular, to prevent the formation of a

platinum-iridium alloy which might possibly lead to unfavorable interfacial properties of the platinum layer 35.

A strontium bismuth tantalate layer (SBT) 40 is deposited onto the noble metal layer 35 (illustrated in Fig. 1d), which may optionally also be composed of ruthenium, by means of an organometallic CVD process or an MOD process (e.g. spin-on process) using beta-diketonates. This is preferably done at temperatures of between 300 and 800°C and, in particular in the case of the MOCVD process, in an oxygen-containing atmosphere in order to oxidize the strontium and bismuth beta-diketonates. Finally, a further noble metal layer 45 made of platinum is applied over the whole area. The SBT layer 40 forms the dielectric metal-oxide-containing layer in this exemplary embodiment.

Process steps for fabricating a microelectronic structure with a metal silicide layer on the base substrate in accordance with a further exemplary embodiment are illustrated in Figs. 2a to 2f. In this case, too, the process proceeds from a base substrate 5, which may optionally also be constructed from two layers. To that end, the base substrate 5 comprises a lower silicon dioxide layer 50 with a silicon nitride or TEOS layer 55 situated above it. The base substrate 5 furthermore has a contact hole 10, which is filled with polysilicon up to the surface 15 of the base substrate 5. First of all, after cleaning with hydrofluoric acid, a platinum, titanium or cobalt silicide layer having a thickness of between 30 and 100 nm is applied to this structure illustrated in Fig. 2a.

Afterwards, the adhesion layer 20 and the oxygen-containing iridium layer 25 are applied to the metal silicide layer 9 with a material thickness of between 50 and 150 nm.

In order to further improve the adhesion between the oxygen-containing iridium layer 25 and the adhesion layer 9, it is recommended that the base substrate 5 be heated to at least 250°C during the deposition of the oxygen-containing iridium layer 25. By way of example, a temperature of about 300° is favorable. At an elevated temperature, moreover, the adhesion of the oxygen-containing iridium layer on the adhesion layer 20 is also improved.

The oxygen-containing iridium layer 25, the adhesion layer 20 and the metal silicide layer 9 are preferably jointly etched anisotropically, thereby forming a layer stack above the contact hole 10.

Afterwards, the oxygen barrier layer 30 made of iridium dioxide is applied and patterned, the layer stack comprising oxygen-containing iridium layer 25, adhesion layer 20 and metal silicide layer 9 being completely covered by this layer. The noble metal layer 35, the dielectric metal-oxide-containing layer 40 and the further noble metal layer 45 are then also applied and suitably patterned.

There then follows a high-temperature annealing step (e.g. ferroanneal) in an oxygen-containing atmosphere for crystallizing out the dielectric metal-oxide-containing layer 40. This treatment must be carried out at 800°C for about one hour particularly when SBT is used as the dielectric metal-oxide-containing layer 40. During this treatment, the SBT should crystallize out completely in order thus to achieve a maximum remanent polarization of the SBT layer 40. Optionally, the high-temperature annealing step may also precede the deposition of the further noble metal layer 45.

A semiconductor memory device containing the microelectronic structure according to the invention is illustrated in Fig. 3. This device comprises a selection transistor 70 and a storage capacitor 75. The selection transistor 70 has two doped regions 80 and 85 isolated from one another in a monocrystalline silicon substrate 90, which represent a source region and a drain region (80, 85) of the selection transistor 70. The gate electrode 95 with gate dielectric 100 beneath it is arranged on the silicon substrate 90 between the two doped regions 80 and 85. The gate electrode 95 and the gate dielectric 100 are surrounded by lateral insulation webs 105 and upper insulation layers 110. The entire structure is completely covered by the base substrate 5. A contact hole 10 reaches through the base substrate 5 down to the doped region 85, whereby the storage capacitor 75 seated on the base substrate 5 is connected to the selection transistor.

For its part, the storage capacitor 75 comprises a bottom electrode 115, a capacitor dielectric 40 and a top electrode 45. In the present exemplary embodiment, the bottom electrode 115 comprises a platinum layer 35, an iridium dioxide layer 30, an oxygen-containing iridium layer 25 and an adhesion layer 20. The bottom electrode 115 is thus constructed in multilayer fashion and also comprises all the necessary barrier layers for protecting the polysilicon 8 situated in the contact hole 10 against oxidation, and also for affording protection against undesired diffusion of silicon.

The oxygen-containing iridium layer 25 can be characterized by a very low resistivity. This is illustrated in Fig. 4, for example, which shows measurement curves of partially oxidized iridium (oxygen-containing iridium layer indicated by Ir(O)) on various silicon-containing layers. For this purpose, partially oxidized iridium was deposited on polysilicon,

titanium silicide and platinum silicide in a 5% oxygen atmosphere and then treated for about 1½ hours at various temperatures. In the temperature range between room temperature and 800°C, the resistivity is always less than 20 $\mu\text{ohm}\cdot\text{cm}$, and is even distinctly below 10 $\mu\text{ohm}\cdot\text{cm}$ in the case of partially oxidized iridium on platinum silicide.

The dependence of the resistivity on the oxygen content of the atmosphere during the deposition of the partially oxidized iridium layer is shown in Fig. 5. A sharp drop in resistivity can clearly be seen for a proportion by volume of oxygen of between 2 and 2½%. Moreover, it can be seen that during a subsequent thermal treatment at relatively high temperatures of between 650 and 800°C, even a further decrease in resistivity must be expected.

Figs. 6 and 7 illustrate results of x-ray structure analyses of deposited oxygen-containing iridium layers on polysilicon. Fig. 6 shows results obtained directly after the deposition of the oxygen-containing iridium layer, whereas the results obtained after heat treatment at 700°C in a nitrogen atmosphere are plotted in Fig. 7. A comparison of Figs. 6 and 7 clearly shows that no siliciding occurs during a high-temperature treatment in the case of oxygen-containing iridium layers deposited with an oxygen content of at least 2.5%.

Furthermore, the oxygen-containing iridium layer can also be characterized by its relatively low oxygen content. The stoichiometric ratios of the oxygen-containing iridium layer clearly differ from these of an iridium dioxide layer (IrO_2). This is manifested e.g. in the fact that the oxygen-containing iridium layer contains more iridium than oxygen.

Patent Claims

1. A microelectronic structure having
 - a base substrate (5); and
 - at least one barrier layer (25, 30) above the base substrate (5);

characterized in that an adhesion layer (20) is arranged between the base substrate (5) and the barrier layer (25, 30), the adhesion layer (20) containing at least one material from the group comprising titanium, zirconium, hafnium, cerium, tantalum, vanadium, chromium, niobium, tantalum nitride, titanium nitride, tantalum silicide nitride and tungsten silicide.

2. The microelectronic structure as claimed in claim 1, characterized in that the base substrate (5) is at least partly composed of an insulating material (50, 55) and has at least one opening (10), which completely penetrates through the insulating material (50, 55) of the base substrate (5) and is filled with at least one conductive material (8, 9), and in that the adhesion layer (20) is seated directly on the conductive material (8, 9).

3. The microelectronic structure as claimed in claim 2, characterized in that the adhesion layer (20) is additionally seated directly on the insulating material (50, 55) of the base substrate.

4. The microelectronic structure as claimed in claim 2 or 3, characterized in that the insulating material (50, 55) of the base substrate (5) is composed of silicon nitride or silicon oxide.

5. The microelectronic structure as claimed in one of the preceding claims, characterized in that the barrier layer (25, 30) has an oxygen-containing iridium layer (25), which can be fabricated by means of a sputtering process in an oxygen-containing atmosphere at a temperature of at least 250°C, the proportion by volume of oxygen in the atmosphere being between 2.5% and 15%.

6. The microelectronic structure as claimed in one of the preceding claims, characterized in that the barrier layer (25, 30) has an oxygen barrier layer (30).

7. The microelectronic structure as claimed in claim 6, characterized in that the oxygen barrier layer (30) is composed of a conductive metal oxide.

8. The microelectronic structure as claimed in claim 7, characterized in that the conductive metal oxide is composed of iridium dioxide or ruthenium dioxide.

9. The microelectronic structure as claimed in one of the preceding claims, characterized in that a metal-containing electrode layer (35) covers the oxygen barrier layer (30).

10. The microelectronic structure as claimed in one of claims 1 to 9, characterized in that the adhesion layer (20) is seated directly on the opening (10) in the base substrate (5) and partly on the insulating material (50, 55) of the base substrate (5).

11. The microelectronic structure as claimed in claim 10, characterized in that the conductive material (8, 9) in the opening (10) of the base substrate (5) is composed of at least

one metal silicide at least in the contact region with respect to the adhesion layer (20).

12. The microelectronic structure as claimed in one of claims 1 to 9, characterized in that a metal silicide layer (9) is arranged on the base substrate (5) directly between the adhesion layer (20) and the opening (10).

13. The microelectronic structure as claimed in either of claims 11 and 12, characterized in that the metal silicide layer (9) contains at least one silicide from the group yttrium silicide, titanium silicide, zirconium silicide, hafnium silicide, vanadium silicide, niobium silicide, tantalum silicide, chromium silicide, molybdenum silicide, tungsten silicide, iron silicide, cobalt silicide, nickel silicide, palladium silicide, platinum silicide and copper silicide.

14. The microelectronic structure as claimed in one of claims 9 to 13, characterized in that the metal-containing electrode layer (35) is covered by a dielectric, ferroelectric or paraelectric metal-oxide-containing layer (40).

15. A microelectronic structure having

- a base substrate (5), which is at least partly composed of an insulating material (50, 55) and in which is arranged an opening (10), which is filled with at least one conductive material (8, 9) and completely penetrates through the insulating material (50, 55) of the base substrate (5), the conductive material (8, 9) terminating flush with the insulating material (50, 55);
- a barrier layer (25, 30) on the base substrate (5), said barrier layer comprising an iridium dioxide layer (30) and an oxygen-containing iridium layer (25), the oxygen-containing

iridium layer (25) being able to be fabricated by means of a sputtering process in an oxygen-containing atmosphere at a temperature of at least 250°C, and the proportion by volume of oxygen in the oxygen-containing atmosphere being between 2.5% and 15%;

- an adhesion layer (20) above the opening (10) directly between the base substrate (5) and the barrier layer (25, 30), the adhesion layer (20) containing at least one material from the group comprising titanium, zirconium, hafnium, cerium, tantalum, vanadium, chromium, niobium, tantalum nitride, titanium nitride, tantalum silicide nitride and tungsten nitride; and
- a noble metal layer (35) on the barrier layer (25, 30).

16. A microelectronic structure having

- a base substrate (5), which is at least partly composed of an insulating material (50, 55) and in which is arranged an opening (10), which is filled with at least one conductive material (8) and completely penetrates through the insulating material (50, 55) of the base substrate (5), the conductive material (8) terminating flush with the insulating material (50, 55);
- a metal silicide layer (9) above the opening (10) directly on the base substrate (5);
- a barrier layer (25, 30), which is arranged above the metal silicide layer (9) and comprises an iridium dioxide layer (30) and an oxygen-containing iridium layer (25), the oxygen-containing iridium layer (25) being able to be fabricated by means of a sputtering process in an oxygen-containing atmosphere at a temperature of at least 250°C, and the proportion by volume of oxygen in the oxygen-containing atmosphere being between 2.5% and 15%;
- an adhesion layer (20) directly between the metal silicide layer (9) and the barrier layer (25, 30), the adhesion layer

(20) containing at least one material from the group comprising titanium, zirconium, hafnium, cerium, tantalum, vanadium, chromium, niobium, tantalum nitride, titanium nitride, tantalum silicide nitride and tungsten silicide; and
- a noble metal layer (35) on the barrier layer (25, 30).

17. A process for fabricating a microelectronic structure having

- a base substrate (5);
- at least one barrier layer (25, 30) above the base substrate (5); and
- an adhesion layer (20) between the base substrate (5) and the barrier layer (25, 30), the adhesion layer (20) containing at least one material from the group comprising titanium, zirconium, hafnium, cerium, tantalum, vanadium, chromium, niobium, tantalum nitride, titanium nitride, tantalum silicide nitride and tungsten silicide, characterized by the steps of:
 - providing the base substrate (5);
 - applying the adhesion layer (20) to the base substrate (5);and
- applying the barrier layer (25, 30) to the adhesion layer (20).

18. The process as claimed in claim 17, characterized in that the adhesion layer (20) is applied by means of a sputtering process.

19. The process as claimed in claim 17, characterized in that the adhesion layer (20) is applied by means of a CVD process.

20. The process as claimed in one of claims 17 to 19, characterized in that the barrier layer (25, 30) has an oxygen-containing iridium layer (25), which is applied by

means of a sputtering process in an oxygen-containing atmosphere at a temperature of at least 250°C, the proportion by volume of oxygen in the atmosphere being between 2.5% and 15%.

21. The process as claimed in claim 20, characterized in that the barrier layer (25, 30) has, in addition to the oxygen-containing iridium layer (25), an iridium dioxide layer (30), which is applied to the oxygen-containing iridium layer (25).

22. The process as claimed in one of claims 17 to 21, characterized in that a metal-containing electrode layer (35) is applied to the barrier layer (25, 30) and a dielectric, ferroelectric or paraelectric metal-oxide-containing layer (40) is applied to said electrode layer.

Abstract

Microelectronic structure

A microelectronic structure is proposed in which an adhesion layer (20) is situated between a base substrate (5) and a barrier layer (25, 30). Said adhesion layer improves the adhesion of the barrier on the base substrate, in particular to insulation layers situated there. Microelectronic structures of this type are preferably used in semiconductor memories.

Figure 1e

List of reference symbols

5	Base substrate
8	Polysilicon layer
9	Metal silicide layer
10	Contact hole/opening
15	Surface of the base substrate
20	Adhesion layer
25	Oxygen-containing iridium layer
30	Oxygen barrier layer/iridium dioxide layer
32	Side regions
35	Noble metal layer/platinum layer/metal-containing electrode layer
40	Dielectric metal-oxide-containing layer/STB layer
45	Further noble metal layer/platinum layer
50	Silicon oxide layer
55	TEOS layer/silicon nitride layer
65	Metal silicide
70	Selection transistor
75	Storage capacitor
80/85	Doped regions
90	Silicon substrate
95	Gate electrode
100	Gate dielectric
105	Lateral insulation webs
110	Insulation layer
115	Bottom electrode